Flatt said the tool compiles M-functions into Simulink models, which are in turn synthesized to VHDL using Altera's or Xilinx's respective FPGA design software. From RTL to behavioral With the tool, a ...